Posts

Showing posts with the label GAAFET

2026 Samsung Foundry 2nm GAAFET Roadmap: 9 Critical Questions

Image
Can Samsung close a 15-point yield gap with TSMC before the 2026 AI-chip procurement cycle locks in final designs? Does a 33% lower wafer price justify the risk when your tape-out NRE budget exceeds $40 million? And what does it actually signal that Tesla's AI6 chip landed at a Samsung fab while Qualcomm's flagship Snapdragon quietly migrated to TSMC N2P? After 22 years covering Samsung's foundry business — from the original 14nm FinFET ramp in 2014 to today's 2nm GAAFET battle — here is my honest take. The SF2 node is technically credible, commercially risky, and geopolitically indispensable. What follows is my full breakdown, built from IEDM and VLSI Symposium disclosures, TrendForce supply-chain surveys, SEC-equivalent DART filings, and two decades of Samsung foundry supply chain modeling. Key Takeaways: 5 Things to Know About Samsung Foundry 2nm Transistor density up 27%. Samsung SF2 delivers ~231 MTr/mm², up from ~182 MTr/mm² on SF3 (3nm GAAFET) — squarely...